Abstract-The trend in power electronic applications is to reach higher power density and higher efficiency. Currently, the wide band-gap devices such as silicon carbide MOSFET (SiC MOSFET) are of great interest because they can work at higher switching frequency with low losses. The increase of the switching speed in power devices leads to high power density systems. However, this can generate problems such as overshoots, oscillations, additional losses, and electromagnetic interference (EMI). In this paper, a novel active gate driver (AGD) for improving the SiC MOSFET switching trajectory with high performance is presented. The AGD is an open-loop control system and its principle is based on gate energy decrease with a gate resistance increment during the Miller plateau effect on gate-source voltage. The proposed AGD has been designed and validated through experimental tests for high-frequency operation. Moreover, an EMI discussion and a performance analysis were realized for the AGD. The results show that the AGD can reduce the overshoots, oscillations, and losses without compromising the EMI. In addition, the AGD can control the turn-on and turn-off transitions separately, and it is suitable for working with asymmetrical supplies required by SiC MOSFETs.
energy [5] , [6] , drivers for electrical machines [7] , and power converters for hybrid and electric vehicles [8] .
The challenges for the new power converters with SiC devices such as bipolar junction transistors (BJTs), JFETs, MOSFETs, and even insulated gate bipolar transistors (IGBTs), are to reach better performance and reliability for hard-switching and even soft-switching conditions. In the specific case of the SiC MOSFETs, several studies have shown that despite its advantages, the SiC MOSFETs can present problems in high-frequency operation. When a power SiC MOSFET operates in high frequency, overvoltage and overcurrent can be present due to high switching speed and stray inductances, which produce electromagnetic interference (EMI) and decrease performance [2] , [9] , [10] . On one hand, when the printed circuit board (PCB) layout is optimized, the stray inductances can be reduced. On the other hand, the increment of gate resistance can reduce, even removing this problem, however, efficiency can be affected. Also, snubber circuits have been applied as an alternative [9] , [11] , [12] , but additional components such as inductors or capacitors increase the losses and reduce the efficiency of the power converters. Then, the solutions to compensate the switching problems and increase the SiC devices performance are focused on the development of gate driver circuits [13] .
This paper presents a new technique design for reducing the overshoots and oscillations provoked by high di/dt and dv/dt slopes while improving the switching trajectory of SiC MOSFETs with low total losses. The main concept of this approach is to decrease the energy realizing a gate resistance increment during the Miller plateau effect, where the overshoots are commonly present.
The paper is organized as follows: first, a study about gate driver solutions is discussed in Section II. The operation principle of the proposed gate driver is presented in Section III. Section IV focuses on the active gate driver (AGD) design and validation through experimental demonstrations. After that, an analysis and discussion of gate driver performance are realized and a study of losses, costs, and EMI is developed in Section V. Finally, Section VI concludes this paper.
II. A REVIEW OF CONVENTIONAL GATE DRIVERS FOR SIC MOSFET

A. Overview of Gate Drivers for Power Devices
Currently, high switching frequency is required for improving the performances of the power electronics in new applications.
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Regarding the literature, when a power device works in high frequency, the di/dt and dv/dt slopes are increased due to stray inductances and parasitic capacitances, which leads to oscillations and overshoots in current and voltage [14] . On one hand, with a large gate resistor, the overshoots are reduced, but the losses are increased. In addition, if the gate resistor value is small, the losses can reduce but the current and voltage overshoots are increased, which could involve EMI problems and stress in the devices [15] , [16] . Several authors have developed studies for the tradeoff between loss, stress, and EMI [17] . Other solutions have reached better performance applying snubber circuits in Si and SiC devices [10] . Nevertheless, these circuits can leave high stress in additional components, such as inductors, capacitors, and diodes. Additionally, when using a better design of PCB layout the stray inductances are reduced, and consequently the EMI problems can also be lower. Furthermore, many gate driver circuits have been proposed for silicon power devices, such as different variations of resonant gate drivers [18] , [19] and AGD [15] , [20] . Also, gate drivers for SiC devices such as SiC BJTs [21] and SiC JFETs [12] , [22] have been developed. All these techniques could be applied for SiC MOSFET, but these drivers must be adapted due to the differences between the different Si and SiC devices.
B. Gate Drivers as a Solution for Improving the Performance of SiC MOSFET Devices
The SiC MOSFET is being widely studied in power electronics systems due to its advantages, but it has low transconductance in comparison with silicon devices such as MOSFET or IGBT. Accordingly, higher gate-source voltage levels are required for turn-on. Moreover, the total pulse of the gate-source voltage is commonly asymmetrical. Therefore, different values of R g to improve its performance in both turn-on and turn-off transitions are required [13] . The conventional two resistance gate driver is commonly used for controlling the turn-on and turn-off path. Although this configuration controls the turn-on and turn-off path separately, it is limited with regard to the tradeoff between efficiency and EMI problems. A boost gate-drive solution was introduced in [23] . The main advantage of this gate driver is the losses reduction. However, the oscillations and overshoots can be kept but cannot be reduced. The same principle was presented in [24] . The structure of the driver circuit is a half-bridge converter using a GaN device. Although the AGD works at high frequency and medium power, it results in a complex circuit.
In [25] , a circuit driver for controlling di/dt and dv/dt for turn-off transition was presented. This driver consists of a closeloop control with an optically switched-drive. Results showed that this driver reduces the losses and overshoots. However, a complex control and laser devices are required. In addition, the turn-on state is not considered.
There are other gate driver circuits for improving the behavior of the SiC MOSFETs. The resonant gate driver or current gate driver have been developed as efficient and simple solutions. In [26] , a resonant gate driver was developed. The driver can work at high frequency and it can reduce the SiC MOSFETs switching losses. However, the EMI was not considered and the gate driver solution adds problems with the switching delay in turn-off. Additionally, a negative gate-source voltage was not considered, which could affect the whole performance. In [27] , a complete AGD was developed for suppression of crosstalk of a phase-leg converter, but this driver is focused mainly on problem transition between two devices. Also, an AGD was developed by [28] , the results show that the solution can reduce the EMI with high efficiency; however, the close control loop used is a complex system. In accordance with the previous description, most of the solutions only consider SiC MOSFET losses reduction.
Although several driver circuits face the EMI problems reduction, only a few studies consider reducing both losses and EMI. Accordingly, new techniques or circuit drivers should be developed to compensate for EMI problems and losses reduction in SiC MOSFETs. Taking into account the previous review, if the energy during the time interval where the overshoot and oscillations is decreased, the EMI problems can be reduced. This energy reduction can be reached by changing the R g resistance around the Miller plateau effect. Therefore, an AGD design based on a simple closed-loop control can be designed. In Section III, a new proposal of the AGD is presented and analyzed.
III. PROPOSED GATE DRIVER AND OPERATION PRINCIPLE
The general schematic circuit of the proposed AGD is depicted in Fig. 1 . The circuit consists of a conventional totempole drive and two switches S 1 and S 2 placed in the turn-on and turn-off path with two resistances in parallel. The switches are controlled by two window comparator configurations, which compares the gate-source voltage (v gs ) with four reference voltages. Also, a simple control block is on the feedback path for coupling the output signals of the comparators and to generate delays. So, it produces the expected pulses and suitable voltages for switches S 1 and S 2 .
In addition to internal resistance (R g,int ) of the device, an external gate resistance R g,ext is considered because the switches S 1 and S 2 could have a very low on-resistance (R ds(on) ) and consequently, the power MOSFET could be outside of the safe operation area (SOA) when S 1 and S 2 are carrying current. Therefore, R g,ext is connected in series with the driver. It should be worth mentioning that the minimum R g,ext is considered according to the recommended value in the datasheet and it is of 6.3 Ω in this work for the main device studied. On the other hand, R g,int is usually very low and is found in the note application. For this study, R g,int was less than 1 Ω.
The AGD principle is to increase the gate resistance value about the Miller plateau zone of the voltage v gs , in both turn-on and turn-off conditions. Thus, the current and consequently the energy are decreased in the interval where overshoots occur, as shown in Figs. 2 and 3. Taking into account Fig. 1 , the gate resistance is increased due to the switches S 1 and S 2 being off during t 1,1 − t 3 and t 7 − t 8 , respectively. Therefore, only R on and R off are carrying current during these intervals.
Switching off the S 1 and S 2 switches is reached through a comparison realized by windows comparators that compare four voltage references; V 1,high , V 1,low and V 2,high , V 2,low , with v gs . In addition, two delays t d,1 and t d,2 are applied to reach the expected control signal.
On one hand, the reference voltage V 1,low could be defined in time t 2 , where v gs voltage reaches the Miller plateau voltage. However, the delay t df ,1 of S 1 control which is the total delay caused by MOSFET, the coupling circuit, and comparators should be considered for ensuring the timely switching of S 1 and reach the optimal behavior of the turn-on transition. On the other hand, V 2,high is considered in t 6 , where the Miller plateau voltage is reached by v gs , but the delay t d,2 define the v ds and i ds slopes behavior.
The voltages V 1,high and V 2,low should be properly defined. V 1,high is defined as the Miller plateau voltage, but the delay t d,1 keeps the control signal high until the Miller plateau zone has finished, because it is the point when v ds reaches the minimum value as shown in Fig. 2 . On the other hand, V 2,low is considered equal to voltage threshold because it is the point where i d current drops to zero, as shown in Fig. 3 . The total delay caused by the S 2 MOSFET, the coupling circuit, and the comparators for controlling the turn-off transition is considered, but it has no effect on the output signals.
A. Operating at Turn-On Transition
As depicted in Fig. 2 , in t 0 , the PWM signal rises to high, Q 1 and S 1 switches are activated, and v gs starts to rise. While a constant I g is generated to charge C gs capacitance with R g,on = R g,ext + R g,int . Then, in t 1 , v gs reaches the threshold voltage (V gs (th) ) and the drain current (i d ) begins to rise. When v gs reaches V 1,low the switch S 1 is turned OFF and R on conducts, therefore I g decreases with R g,on = R on + R g,ext + R g,int . After the t 1,1 , v gs goes beyond V 1,low and reaches the Miller plateau voltage. In this time, i d current matches the nominal value (I d ) and a peak of current arises due to the freewheeling diode effect. On the other hand, v ds starts to fall, at that time the reference voltage V 1,low is also reached and S 1 is turned OFF, when t d,1 is over in t 3 . The v gs voltage starts to rise again in t 3 . Finally, in t 4 , v gs reaches the V gg and SiC MOSFET is in the conduction mode. S 1 is active until the PWM signal rises again. The current slope of i ds during turn-on transition is approximated from the following equation:
where g f s is the transconductance and C iss = C gs + C gd is the input capacitance of the SiC MOSFET. On the other hand, the expressions for the i g current are
taking into account that
Regarding (1)- (3), the current and voltage slopes can be controlled varying the values of R g,on . 
B. Operating at Turn-On Transition
As shown in Fig. 3 ON and it is carrying current until turn-off transition is completed. After t 8 , the SiC is in the blocking mode. In addition, slope for v ds during turn-on transition is approximated from the following equation:
On the other hand, the expressions for the i g current are
Regarding (4)- (6), the current and voltage slopes can be controlled by varying the values of R g,off .
IV. AGD DESIGN AND EXPERIMENTAL VALIDATION
To evaluate the proposed AGD concept, an experimental study has been carried out by using the standard clampedinductive circuit depicted in Fig. 4 . The circuit consists of an inductive load, clamped diode with its parasitic capacitance (C D 1 ), and the SiC power MOSFET with parasitic elements. The L loop represents the parasitic inductance which is created in the loop of the PCB and power devices. In addition, the gate 
190.5 nH driver circuit was designed and implemented and is shown in Fig. 5 . The main experimental tests have been realized by using the N-channel SiC MOSFET SCT2080KE by Rohm Semiconductor and the SiC Schottky diode C3D25170H in hard switching conditions. The load current was 6 A, and the value of L was 87.7 μH. A square signal with 50% of duty cycle and frequency at 100 kHz was applied in the input. The voltage dc-bus was 400 V and the V gg supply was −5/20 V. The parasitic capacitances were taken from the datasheet and parasitic inductances were measured by considering previous methodologies [15] . The final values for parasitic elements are listed in Table I . An inductance L loop was connected on the circuit to emulate the oscillations and overshoots. In addition, the maximum values of R on and R off were calculated and the selection of the voltage references were realized.
A. Calculation of R on and R off
As noted above, the R g performs an important role in the switching behavior of the SiC MOSFET. Generally, the resistance R g can be determined through an analysis in the gate driver path and its respective parasitic elements. Also, based on the presented and validated methods in [9] and [29] , the resistance can be calculated through equivalent circuits of the total parasitic elements. The circuit depicted in Fig. 6 is commonly used to analyze the behavior of the MOSFET parasitic elements together with the freewheeling diode and its parasitic capacitance C D 1 for turn-on transition, when the power device is in conduction mode. Whereas, Fig. 7 depicts the equivalent circuit for turn-off conditions when the device is in blocking mode. It is important to mention that the load inductance L is considered as a constant current source due to the fact that it does not change during switching transients. On the other hand, the parasitic capacitance associated with L is neglected in the models because it is commonly lower than the output capacitance and it does not intervene in the resonant effect [30] .
Equivalent elements are defined as:
An impedance analysis is developed in the node A in both circuits and the final equivalent circuits are represented in Fig. 8 .
Regarding Fig. 8 , the equivalent resistances R eq,on and R eq,off are obtained as [9] R eq,on = ( (8) where ω1 and ω2 are the resonant frequencies of the resulting RLC circuits and are defined by (9) and (10)
The final circuits, as shown in Fig. 8 , are second-order systems and can be solved using Laplace domain to obtain the value of R g,on and R g,off . However, according to studies in [29] , equivalent resistances reach the maximum value when (11) and (12) are fulfilled
After performing the calculation and replacing the values in each equation, R on and R off were obtained. The final values of R on and R off are 28.3 Ω and 32.1 Ω, respectively.
B. Time Interval Calculation
If conventional gate driver (CGD) with fixed resistance is used, the time intervals to define the behavior of the AGD can be calculated. Regarding Fig. 2 , the time t 1,1 is calculated as t 2 − t df ,1 and t 2 is expressed in (13) , where t df ,1 is considered constant
On the other hand, the delay t d1 is the interval t 3 − t 2 and the time t 3 is expressed as
where Q gd is the gain-drain charge. For turn-on transition, the delay t d,2 is the interval t 7 − t 6 , where t 6 and t 7 are determined as
C. Optimal Values for Reference Voltage V 1,low and Optimal Delay t d,2
As previously mentioned, V 1,low and t d,2 are the parameters that influence the optimal behavior of the current i d and voltage v ds . Accordingly, to reach a better design, V 1,low and t d,2 are calculated realizing the optimization between losses and switching times. On the one hand, usually the switching losses in both turn-on and turn-off are expressed as
On the other hand, a method to characterize the power losses in relation to the rise time and fall time of the current i d was presented in [31] . This method is used for getting the optimal times for the points V 1,low and t d,2 , when a relation between minimal losses E min expressed in (19) , and the energy losses E ri and E f i , is found. In addition, taking into account the overshoots and turn-on and turn-off delay times
The rise time losses of the current are calculated by using the following expression:
where α is the relation between di/dt and [di/dt] max according to the following equation:
The maximum di/dt is defined by (22) . In general, the maximum di/dt slope is infinite, for this reason, in this analysis, the maximum value of di d /dt is considered with the minimum value result calculation of R g which is 6.3 Ω
In addition, σ 1 is the relation between the diode reverse recovery current and I d as shown in the following equation:
The ratio between the losses in t rise and minimal losses is represented by the following equation:
For the case of the losses for fall time of the current, (25) is used
where
If the minimal losses are defined by (19) , the ratio between t fall losses and minimal losses can be represented by the following equation:
Taking into account (24) and (27) , the E on and E off losses were calculated and the optimal t rise and t fall were obtained. Then, times obtained by (13) 
D. Experimental Validation Analysis of the AGD
With the calculated values in the previous subsection, experimental setup of the AGD for both turn-on and turn-off transitions were developed. First, an evaluation test between AGD and CGD with the minimum fixed R g,ext of 6.3 Ω was carried out. The purpose of this comparison was to analyze the overshoots and oscillations behavior of the AGD and the CGD with minimal resistance. In addition, for the AGD the initial values of R g and reference voltages were used according to the values calculated previously. The commercial values R on = 27 Ω and R off = 33 Ω were used finally.
The value references considered for the study taking into account the results listed in Tables II and III, According to the results, by using the CGD with R g fixed and minimum value, the current oscillations are remarkable with of 648 V and dv/dt of 4.8 kV/μs is presented by using the CGD with fixed resistance of 6.3 Ω. However, the AGD damps the total oscillation and reduces 28.2% of the voltage overshoot with dv/dt of 3.2 kV/μs.
To strengthen the experimental validation of the proposed AGD, an analysis with another SiC MOSFET was performed. Accordingly, the SiC MOSFET C2M0080120D by Cree was evaluated by using the AGD and CGD with the minimum fixed R g,ext of 2.5 Ω. For realizing the analysis with the AGD, the presented method to determine the gate resistances and reference voltages was used. Regarding the calculation obtained, the gate resistance values for this SiC MOSFET were R on = 33 Ω and R off = 39 Ω. In addition, the voltage references were V 1,hihg = 16 V and V 1,low = 9 V for turn-on transition and V 2,hihg = 10 V and V 2,low = 3 V for turn-off transition. The test setup parameters were dc-bus = 400 V, switching frequency at 100 kHz, a load of 6 A and L = 120 μH. Whereas the parasitic elements were considered from the datasheet and previous experiments. The obtained data were compared with the results of a developed study with the SiC MOSFET SCT2080KE under the same operation conditions and AGD parameters used previously for this device. The voltage and current waveforms comparison is shown in Figs. 13 and 14 .
In the figures, it can be seen that the behavior in both power devices is similar to CGD. Whereas the overshoots in the Cree MOSFET are low, the switching delay times are better in the Rhom MOSFET. In addition, the frequency oscillations are bigger in the latter. Furthermore, with AGD the oscillations and overshoots are reduced in both devices, despite the switching time in SiC MOSFET C2M0080120D being longer. Therefore, it can be concluded that the AGD is valid for different MOSFETs and its performance depends on the characteristics of each device and the proper parameters calculation. 
V. AGD VIABILITY STUDY
A. SiC MOSFET Performance Analysis with AGD
The aim of the proposed AGD is not only to reduce the oscillations in both current and voltage but also to reduce total losses. Accordingly, the performance of the AGD was analyzed for the SiC MOSFET SCT2080KE, realizing a comparison between losses with the AGD and losses with the CGD. The total losses were calculated as P total = P conduction + P switching + P gate (28) where
Table IV shows the experimental results of switching losses by cycle, with operation conditions of 400 V dc-bus, 6 A on the load, f sw = 100 kHz, Q g = 106 nC, and R ds(on) = 125 mΩ (T j = 125
• C). On the one hand, the performance of the proposed AGD has been compared with CGD and fixed resistance of 6.3 Ω justified previously. The complete analysis has been realized with the purpose of obtaining the approximation of minimal losses with the minimal considered resistance. On the other hand, an analysis of CGD with large fixed resistance and different values for turn-on and turn-off path has been performed. The considered resistances for this evaluation have been the maximum values calculated and selected previously, which were 27 Ω for turn-on and 33 Ω for turn-off paths.
According to the results, the conduction losses are low due to them being dependent on statics characteristics of the SiC MOSFET such as R ds(on) and blocking capabilities. Despite this, the conduction losses have an important variation between the AGD and the CGD with different resistance values. This variation is because of the i d,rms current changes with respect to the maximum and minimum drain current that can have significant differences for each driver.
In addition, in Table IV it can be seen that the conduction losses and losses in the gate are less than the switching losses. Therefore, only the switching losses play an important role. With AGD the switching losses are 4.4 W more than CGD with minimum fixed resistance. However, the switching losses are 40.9 W and are less than CGD with fixed large resistance.
B. Electromagnetic Interference Analysis
The proposed AGD has the capability of reducing the ringing and oscillations in both drain current and drain-source voltage, as shown in Figs. 11 and 12 . In general, the high dv/dt is the main parameter of conduced EMI production in power converters. Therefore, although the proposed AGD only reduces the overshoot voltage by 28.2%, the oscillations are eliminated.
The purpose of this EMI study is to have an understanding of the noise provoked mainly by high di/dt and dv/dt. Therefore, this analysis does not only include the total noise but also the main oscillation in the current and voltage waveforms. Accordingly, the effect of oscillations can be characterized considering the current or voltage source as a periodic trapezoidal pulse and fast Fourier transform (FFT) analysis. In addition, it is important to consider that the i d and v ds measures were in common mode (CM) conditions. 
C. AGD Cost Study
As noted above, the SiC MOSFET requires a driver to supply the device, achieve better performance, reliability and even reduce EMI problems. In power converters with a simple gate driver, the snubber circuits are necessary to reduce the EMI problems and overshoots. However, the snubber circuits could reduce the system efficiency.
As an example, the total cost of the driver plus snubber circuit can be considered 100% and it is obtained regarding the driver components cost. One optocoupler driver HCPL-3120 with 10% price, one isolated power supply with 54% of the cost, and a snubber network with 36% of total cost.
The cost of the proposed gate driver is increased mainly by the high-speed comparators and MOSFETs. Regarding Fig. 1 , four high-speed comparators and four MOSFETS are required. For the implementation of the proposed AGD, four ANALOG DE-VICES AD8561ANZ comparators were used with a 16% price per unit. In addition, two N-channel MOSFETs IRF520NPBF and two P-channel MOSFETs IRF9520PBF were used with a price of 3% per unit. Assuming that the rest of the components have an approximate cost of 36%, and one isolated power supply of 54% value, the AGD approximate total cost is 166%. It is also important to mention that the components cost of this study was consulted for a few components, not for large series. Also, this type of solution could be integrated into specific gate drivers, reducing, even more, the final cost compared to bulky snubbers.
In Table V a comparison of approximated costs and main characteristics between CGD plus snubber network and proposed gate driver is developed. The comparison shows that the AGD is a good solution and in spite of its cost it has advantages in terms of efficiency, EMI, and overshoots reduction. 
D. General Considerations for the AGD Design
So far, the AGD was designed and validated for a particular case. However, the AGD should be able to work in different load current and tolerate the parameter variations such as the parasitic elements, voltage threshold, and Miller Plateau voltage. Accordingly, for better performance of the AGD in different work conditions, the following assumptions can be established.
r The AGD should be designed for a known application.
Therefore, its plant is also known and the expected variations of the system are known.
r The parasitic elements behavior can be determined through the characterization of the defined system, of studies such as [15] , [30] , and [32] and datasheets specifications.
r The tolerance band for voltage threshold and voltage plateau should be adjusted to guarantee the AGD operation on the variations caused by the temperature and high load currents [32] .
r The AGD should be designed for the maximum load current level with the purpose of working in different current loads variations. Taking into account these considerations, the AGD can offer an extensive operation range of load currents and be insensitive to parasitic elements variations.
VI. CONCLUSIONS
A new AGD was presented and characterized under hardswitching conditions. The concept of the controller was defined and the main parameters were calculated and optimized. The new gate driver can control the di/dt turn-on and the dv/dt turnoff individually with low switching losses. The proposed AGD was validated with experimental tests at 100 kHz of switching frequency and 400 V of dc-bus. The results showed that the AGD can reduce the overshoot voltages until 28.2% and until 31.6% of the current peak. The reduction of the overshoots leads total switching losses until about 53.3% less than conventional gate driver with high gate resistance fixed. On the other hand, the AGD cannot only attenuate the current oscillations but also eliminate the voltage oscillations caused by parasitic elements in 5.4 MHz for conditions of this study. In addition, an experimental validation for two different SiC MOSFETs has been developed. The two devices evaluations show that the active gate driver can work for any SiC MOSFET. Taking into account all of the above, it was demonstrated that if the energy on gate-voltage trajectory of the SiC MOSFET is reduced, varying the R g on a specific interval of v gs around the Miller Plateau zone, the overshoots problems are reduced without compromising performance. Although this driver needs two switching devices and high-speed comparators, it is a good solution due to its con-trol simplicity. In addition, the AGD can be implemented as a closed-loop control with the output signals, just by adding simple analog circuits connected to the load. Therefore, this AGD is a good alternative to snubber circuits and even complex gate circuits presented so far.
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